AMENDMENTS TO THE SPECIFICATION

Please replace the paragraph beginning on page 5, line 24, with the following rewritten paragraph:

- FIG. 5 is an FIGS. 5A and FIG. 5B are exemplary circuit diagram diagrams that shows show one manner in which several of the functional blocks within the multi-protocol smart field device shown in FIG. 3 may be implemented; and--

Please replace the paragraph beginning at page 14, line 21, with the following rewritten paragraph:

--FIG. 5A is an exemplary circuit diagram that shows one manner in which several of the functional blocks within the multi-protocol smart field device 50 shown in FIG. 2 may be implemented. As shown in FIG. 5A, the media access unit 110 may be implemented using an integrated circuit 200. By way of example only, the integrated circuit 200 is a uSAA22Q, which is commercially available from Yokagawa of Japan. A detailed description of the functions, features and application information related to the uSAA22Q may be found in widely available literature provided by Yokagawa.--

Please replace the paragraph beginning at page 15, line 12, with the following rewritten paragraph:

--FIG. 5B also shows exemplary implementations of the amplitude adjustment circuit 102, the bus driver 66 and a polarity protection circuit 202. Although these circuits are shown as being made of discrete active and passive components, these circuits could alternatively be implemented using circuitry integrated within a semiconductor chip. As shown in FIG. 5B, the polarity protection circuit 202 may be implemented using a plurality of diodes D2, D3, and D5-D7 connected in a bridge configuration together with a transorb D4, which may be included to suppress potentially damaging transients that are conducted over the bus 30 to the inputs (i.e, the LOOP+ and LOOP- terminals) of the multi-protocol smart field device 50. As

Appl. No. 09/918,258 Amdt. dated Sep. 3, 2004 Reply to Office action of Jun. 3, 2003

is also shown in FIG. 5B, the bus driver 66 may implemented using a current sink transistor Q4 and a current mirror including transistors Q3 and Q4. Additionally, FIG. 5A shows the amplitude adjustment circuit 102 as being implemented using a passive resistor network (i.e., a voltage divider) including resistors Ra and Rb.--